3 n
Ç Ö «Y c l0 n É® z º Si 3 N 4 /Si ü; c Ö «Y c lc Ü R P ê s ¥ ¹ Å= k Bi 3.25 La 0.75 Ti 3 O 12 U c lT c l8 ý
¹
ÅM X ì Ä ¤V R Ë; c å ¾ Ë X ¢ ì Å
T + ä \ 8 ; · < ' Ö < · z ª <+ ä · ¢ 9 £ · »® £* å · ¢ 9" k ∗
"
fy © @ / < Æ § Ó ü t o < Æõ , " fÖ ¦ 121-742 (2004¸ 2 Z 4 16{ 9 ~ Ã Î6 £ §)
y
© Ä » ^ Ó ü t| 9 Ð x Ð : £ ¤$ í s Ä ºÃ º ¦ H ï ß À Ó ì rF G° ú כ` ¦ t ¦ e H Bi
3.25La
0.75Ti
3O
12(BLT)
~ Ã
Ì} ` ¦ pulsed laser deposition Z O \ _ K í ß è ì r0 Al 200
◦C mTorr, 400
◦C : r ¸\ " f 7 £ x à Ìr (
. BLT(2000 ˚ A)/Si
3N
4(150 nm)/p-Si(111) ½ ¨ ¸_ r ¼ # \ " f MFIS capacitor\ ¦ 0 Aô Ç insulator Ð
"
f Si
3N
4 H a % ~ É r > : £ ¤$ í ` ¦ t 9, \ P % o : r ¸\ É r BLT~ Ã Ì} _ capacitance-voltage : £ ¤$ í õ memory window ° ú כ` ¦ ½ ¨ % i . BLT ~ Ã Ì} _ Ê ê\ P % o : r ¸ 7 £ x < Ê\ c» ¡ ¤ ~ ½ Ó ¾ ÓÜ ¼ Ð_
&
ñ $ í © ` ¦ S X % i ¦, 1 l x r \ © @ /& h Ü ¼ Ð ± ú É r ½ Ó > ° ú כ` ¦ ° ú H c» ¡ ¤ ~ ½ Ó ¾ Ó\ " f_ memory window° ú כ
É
r y è < Ê` ¦ · ú Ã º e % 3 . 700
◦C \ P % o õ & ñ ` ¦ 2 ; ~ Ã Ì} _ sweep voltage\ ¦ 3 V, 5 V, 7 V, 10 V
Ð 7 £ x r ~ ´ â Ä º memory window ° ú כ É r y y 0.2 V, 0.36 V, 0.8 V, 1V Ð 7 £ x % i .
PACS numbers: 77.80.-e, 77.80.Dj, 77.90.+k
Keywords: ` O Û ¼Y Us $ 7 £ x à ÌZ O , y © Ä » ^ > à Ô ½ t Û ¼' , Bi
3.25La
0.75Ti
3O
12I. " e  ] Ø
y
© Ä » ^ B j ¸o (FRAM) H y © Ä » ^ ~ Ã Ì} _ ì rF Gì ø Í
õ Õ ª s § 4 : £ ¤$ í (hysteresis)` ¦ s 6 x # q 6 fµ 1 Ï$ í , ¦ 5
Å q, ¦| 9 & h ¸, ¦? /½ ¨$ í , $ èq § 4 o\ ¦ z ´ & ³½ + É Ã º e
H s © & h B j ¸o Ð" f y F g` ¦ ~ Ã Îl r # Õ ª ½ ¨
>
hµ 1 Ïs Ö ¸µ 1 Ïy ' ÷ & ¦ e [1].
&
³F z ´6 x o÷ & ¦ e H y © Ä » ^ B j ¸o H 1T/1C + þ A I
[2] Ð" f DRAM(dynamic random access memory) ½ ¨
¸ü < _ ° ú É r ½ ¨ ¸\ ¦ t l M :ë H \ 6 x ÷ & ¦ e H / B N
&
ñ í H " f_ H o\ O s è \ ¦ ] j ½ + É Ã º e Ü ¼ è
&
h _ 7 £ x , / B N& ñ © _ 4 ¤¸ ú $ í , & ñ Ð\ ¦ { 9 H õ & ñ \ " f ì ø Í
H ì rF G_ â Ä º { 9 é ß { 9 ¦ ì rF G s ì ø Í@ / ~ ½ Ó ¾ ÓÜ ¼
Ð 7 # Q X <s ' õ ÷ &# Q, { 9 ¦ è ß Ê ê\ H ì ø Í@ / ~ ½ Ó
¾ Ó_ > \ ¦ # íl © I Ð X <s ' \ ¦ F l 2 ¤ K
H DRO(destructive read out) ~ ½ Ód ` ¦ G × þ ½ + É Ã ºµ 1 Ú
\
\ O H H : r& h ë H ] j& h ` ¦ î ß ¦ e [3].
ì
ø Í , F K5 Å q-y © Ä » ^ -ì ø Í ¸^ > + þ A à Ô ½ t Û ¼' (MFSFET, metal-ferroelectric-semi conductor field effect transistor) ½ ¨ ¸ H q 6 fµ 1 Ï$ í B j ¸o e õ 1 l x r \ X <s '
\
¦ { 9 ¦ " f ¸ $ © ) a X <s ' _ õ { 9 # Q t · ú § H NDRO(non-destructive read out) ~ ½ Ód Ü ¼ Ð é ß { 9 à Ô ½ t
∗
E-mail: [email protected]
Û
¼' ! s q + þ AI l : r ½ ¨$ í \ _ ô Ç ¦| 9 & h o\ Ä »o ô Ç ©
&
h ` ¦ t m ¦ e # Q & ³F F g# 3 0 A > ½ ¨ s À Ò# Qt ¦ e
[4].
Õ
ª Q MFSFET ] j _ © H ë H ] j& h É r @ /Â Òì r_ í
ß oÓ ü t > y © Ä » ^ [ þ t s z ´o B H õ ì ø Í6 £ x # z ´o B H í ß
oÓ ü t` ¦ + þ A$ í l M :ë H \ y © Ä » $ í ` ¦ { 9 > ÷ & 9,
"
f > \ " f ¸ " é ¶ & h Ü ¼ Ð î ß & ñ ÷ &t · ú §> ) a . s Qô Ç ë
H ] j& h ` ¦ K l 0 AK MFISFET(metal-ferroelectric- insulator-semiconductor field effect transistor) ½ ¨ ¸\ @ / ô
Ç ½ ¨ s À Ò# Qt ¦ e . : r ½ ¨\ " f H y © Ä » ^ Ó ü t
| 9
õ z ´o B H s \ ¢ - aØ æ8 £ x(buffer layer) Ü ¼ Ð" f SiO
2\ q
K q §& h Z } É r Ä » © Ã º° ú כ` ¦ t 9 [6] í ß è S X í ß ©
#
4 (oxygen-diffusion barrier)Ü ¼ Ð" f_ % i ½ + É` ¦ H Si
3N
4] X
^ 8 £ x` ¦ ¶ ú { 9 # a % ~ É r > : £ ¤$ í ` ¦ % 3 ¦ % i .
¢
¸ô Ç y © Ä » ^ Ó ü t| 9 Ð þ j H \ La` ¦ ' ô Ç BiT ((Bi,La)
4Ti
3O
12, BLT)~ à Ì} s ½ ¨÷ &% 3 H X <, s H l > r _ Bi> 8 £ x © ½ ¨ ¸\ ¦ t H y © Ä » ^ ~ à Ì} Ð 8 H ï ß À
Óì rF G` ¦ t ¦ SBT ~ à Ì} Ð 8 ± ú É r : r ¸\ " f 7 £ x à Ì
½ +
É Ã º e ` ¦ ÷ rë ß m x Ð : £ ¤$ í ¸ Ä ºÃ ºô Ç õ \ ¦ % 3
#
Q? /# Q PZT~ Ã Ì} õ SBT~ Ã Ì} _ & h ` ¦ 1 l x r \ Ð ¢ - a ½ + É Ã
º e H כ Ü ¼ Ð Ð ¦÷ &% 3 [7]. : r 7 Hë H \ " f H \ x % 7 r
\ O
ô Ç ~ Ã Ì} $ í © s 6 x s ô Ç PLD(pulsed laser deposition)
~
½ ÓZ O Ü ¼ Ð y © Ä » ^ Ó ü t| 9 × æ BLT\ ¦ MFIS ½ ¨ ¸\ & h 6 x
¦ % i . BLTü < z ´o B Hç ß _ ì ø Í6 £ x` ¦ } Ü ¼ 9 a % ~ É r >
-90-
: £ ¤$ í ` ¦ % 3 l 0 AK ¢ - aØ æ8 £ x] X ^ Ð" f Si
3N
4\ ¦ 6 x
#
BLT(2000 ˚ A)/Si
3N
4(150 nm)/p-Si(111) ½ ¨ ¸ r ¼ # \
"
f_ \ P % o : r ¸\ É r BLT ~ Ã Ì} _ C-V(capacitance- voltage) : £ ¤$ í õ memory window : £ ¤$ í ` ¦ 8 £ ¤& ñ % i .
II. ÷ m Ç] M ö õ m Í U ê s0 n É
Si l ó ø Í É r p-type Si(111) wafer 0 A\ 15 nm ¿ ºa _
Si
3N
4buffer layer Ð 7 £ x Ã Ì ) a l ó ø Í` ¦ ½ ¨{ 9 % i .
MIS(metal-insulator-semiconductor) capacitor ½ ¨ ¸\ " f _
y © ^ ~ Ã Ì} õ ì ø Í ¸^ > s _ buffer8 £ x Ü ¼ Ð" f H Si l ó ø Í 0 A\ " f \ P & h Ü ¼ Ð î ß & ñ 9, ± ú É r > x 9
¸(interface trap density)\ ¦ ° ú H q & ñ | 9 (amorphous) © I
_ ] X ^ Ä »6 x . l ó ø Í É r Ä »l [ j& ñ x 9 ³ ðï r RCA Z O
[8]` ¦ s 6 x # [ j' % i . Si l ó ø Í_ native í ß o}
`
¦ ] j l 0 A # Ô ¦í ß 6 xÓ o(HF solution)Ü ¼ Ð F Ø Ô
>
[ j& ñ ô Ç + ' | ¸ x 9 rinse õ & ñ ` ¦ ' % i .
MFIS capacitor ½ ¨ ¸\ " f_ y © Ä » ^ Ó ü t| 9 Ð BLT\ ¦ 7
£
x Ã Ì l 0 AK 248 nm_ © ` ¦ ° ú H KrF excimer Y Us
$
\ ¦ 6 x # PLD ~ ½ ÓZ O Ü ¼ Ð ~ à Ì} ` ¦ 7 £ x Ã Ì % i . 200 mTorr_ í ß è · ú § 4 õ 400
◦C_ l ó ø Í : r ¸\ " f 7 £ x Ã Ì ) a
~ Ã
Ì} \ @ / # 600∼700
◦C_ : r ¸ # 3 0 A\ " f 1r ç ß 1 l xî ß Ê
ê\ P % o \ ¦ % i . 7 £ x Ã Ì ) a ~ à Ì} _ \ P % o Ê ê_ & ñ $ í x 9
$ í © o\ ¦ · ú Ðl 0 A # Rigaku _ XRD(x-ray diffraction) © q \ ¦ s 6 x % i . 7 £ x Ã Ì ) a ~ à Ì} _ ¿ ºa , ³ ð
x 9 é ß + þ A © É r SEM(scanning electron microscope)` ¦ :
x K ' a¹ 1 Ï % i .
~ Ã
Ì} _ l & h : £ ¤$ í ` ¦ ¨ î l 0 AK \ P 7 £ x à Ìl (thermal evaporator)\ ¦ 6 x # Â Ò F G Ü ¼ Ð" f Al` ¦ 7
£
x à Ìr v ¦, © Â Ò F G Ü ¼ Ð" f H shadow mask\ ¦ 6 x
# t 2 £ § s 150 µm f â ` ¦ ° ú H Au dot F G
`
¦ + þ A$ í r ( . & ñ 6 x| ¾ Ó- · ú (C-V) : £ ¤$ í É r HP4194A Impedance/gain-phase analyzer\ ¦ s 6 x # 0.05 volt ç ß
Ü ¼ Ð s # QÛ ¼ · ú ` ¦ Ë ¨# Q Å Ò " f 1 MHz_ Å Ò Ã
º Ð ª ô Ç · ú # 3 0 A\ " f sweep % i .
III. + s ÇÊ Ý õ m Í À X Ø8 ý
Fig. 1 ? /Â Ò\ e H (a) Õ ªa Ë >õ ° ú s Au/Si
3N
4/p- Si(111)/Al ½ ¨ ¸_ capacitor\ ¦ + þ A$ í ô Ç Ê ê, C-V : £ ¤$ í ` ¦ 8 £ ¤
&
ñ # Ð ¤ . Fig. 1 É r 15 nm_ Si
3N
4¿ ºa Ð C-V\ ¦ 8 £ ¤
&
ñ ô Ç õ s . C-V / B G \ " f s § 4 / B G s ) t
· ú §6 £ §` ¦ ^ ¦ Ã º e H X < s H ] X ^ ü < ì ø Í ¸^ > \ > r
Fig. 1. Capacitance-voltage measurements of Au/
Si
3N
4/Si/Al MIS structures at various frequencies.
F
H trap \ í S \ (trapping), ~ ½ ÓØ ¦(emission) ÷ &
H 1 p x_ charge injection & ³ © s \ O Ü ¼ 9, Si
3N
4ü < Si_ >
© I ¢ ¸ô Ç ª ñ < Ê` ¦ ´ ú K ï r . y : £ ¤$ í É r ª ô Ç Å Ò
à º % ò % i \ " f ' # & ¦, C-V 8 £ ¤& ñ Ü ¼ Ð ¶ ú ( R Ð| X <
SiO
2\ q K q §& h Z } É r Ä » © Ã º° ú כ` ¦ t 9, í ß è S X
í ß © # 4 % i ½ + É` ¦ H Si
3N
4 H ] X 8 £ x Ü ¼ Ð" f a % ~ É r > :
£
¤$ í ` ¦ f ` ¦ S X % i .
PLDZ O Ü ¼ Ð 15 nm_ ¿ ºa \ ¦ ° ú H Si
3N
4/p-type Si l ó
ø Í0 A\ BLT ~ à Ì} ` ¦ 7 £ x à Ìr ( . Fig. 2 H 200 mTorr_ í
ß è · ú § 4 õ 400
◦C_ l ó ø Í : r ¸\ " f 7 £ x Ã Ì ) a BLT ~ Ã Ì }
\ @ / # 600∼700
◦C_ : r ¸ # 3 0 A\ " f 1r ç ß 1 l xî ß Ê
ê\ P % o \ ¦ ô Ç XRD patterns . \ P % o _ ~ Ã Ì} É r (117) Ü ¼ Ð Ä º C ¾ Ó ) a ` ÐÚ ÔÛ ¼ s à Ô(perovskite) © ë
ß ' a¹ 1 Ï ) a ì ø Í Ê ê\ P % o : r ¸ Z } f \ c» ¡ ¤ ~ ½ Ó
¾ ÓÜ ¼ Ð C ¾ Ó÷ &# Qf ` ¦ ' a¹ 1 Ͻ + É Ã º e . 650
◦C ü < 700
◦C
\ P
% o õ & ñ \ " f H (117) s ü @\ c» ¡ ¤ ~ ½ Ó ¾ ÓÜ ¼ Ð C ¾ Ó ) a
Fig. 2. XRD θ-2θ scans for as-deposited, 600
◦C, 650
◦C
and 700
◦C post annealed BLT thin films.
(006), (008), (0010), (0014), (022)_ r] X x ß ¼[ þ t s ' a
¹ 1
Ï÷ &% 3 . s H memory window° ú כ\ % ò ¾ Ó` ¦ Å Ò> H d` ¦ S X
½ + É Ã º e .
y
~ Ã Ì} _ \ P % o õ & ñ \ É r ³ ð x 9 é ß SEM
` ¦ Fig. 3 \ " f Ð# ï r . \ P % o õ & ñ ` ¦ u t · ú § É r
~ Ã
Ì} É r Fig. 3(a) ü < ° ú s " é ¶+ þ A_ · ú Ì q ts (grain)[ þ t Ð ½ ¨$ í
÷
&# Q e Ü ¼ 9 \ P % o : r ¸ 600
◦C ü < 700
◦C Ü ¼ Ð © 5 p x
· ú Ì q ts _ ß ¼l H y y Fig. 3(b)ü < 3(c)\ " f ^ ¦ Ã º e 1
p
w s 7 £ x ) a . s H y © Ä » ^ \ P % o : r ¸\ · ú Ì q
ts " f Ð Ó ü æ u H & ³ © ` ¦ Ð# Å Ò ¦ e . Fig. 3(d) H Si l ó ø Í 0 A\ 15 nm_ ¿ ºa Ð + þ A$ í ) a Si
3N
4ü < 2000 _ ¿ º a
Ð 7 £ x Ã Ì ) a BLT ~ à Ì} _ é ß ` ¦ Ð# ï r .
l & h : £ ¤$ í ` ¦ ¶ ú ( R Ðl 0 AK © Â Ò F G É r f â 150 µm_ Au F G` ¦ + þ A$ í # Au/Bi
3.25La
0.75Ti
3O
12/Si
3N
4/Si_ MFIS capacitor ½ ¨ ¸\ ¦ ¢ - a$ í % i . Fig. 4, 5 H MFIS capacitor ½ ¨ ¸\ " f_ C-V : £ ¤$ í ` ¦ Ð# Å Ò H hysteresis loop s . Õ ªa Ë >_ C-V : £ ¤$ í \ " f · ú Ã º e 1 p w s y
© Ä » ^ _ ì rF Gì ø Í \ _ ô Ç & ³ © ` ¦ ? / H r > ~ ½ Ó ¾ Ó _ C-V s § 4 / B G s ' a¹ 1 Ï÷ &% 3 . { 9 ì ø Í& h Ü ¼ Ð y © Ä » ^
~ Ã
Ì} \ ÷ & H · ú s 7 £ x ½ + ÉÃ º2 ¤ y © Ä » ^ _ ì rF G° ú כ õ
½ Ó · ú (coercive voltage)° ú כs 7 £ x > ÷ &# Q s § 4 / B G
_ ; ¤ B j ¸o û ¶ ¸Ä º ° ú כs 7 £ x > ) a . s § 4 / B G
_ ; ¤(∆V ) É r ~ Ã Ì} _ ¿ ºa ü < ½ Ó l © _ Y L \ q Y V 9 Õ ª ' a > H 6 £ § õ ° ú [9].
∆V = 2E
cd (1)
#
l " f E
c H y © Ä » ^ _ ½ Ó l © s ¦, d H y © Ä » ^
~ Ã
Ì} _ ¿ ºa \ ¦ · p . Ð s MFIS ½ ¨ ¸\ " f C-V /
B
G © _ s § 4 & ³ © s l % 3 è Ð_ 6 £ x6 x 0 p x$ í ` ¦ Ð
Fig. 3. Surface SEM images for (a) as-deposited, (b) 600
◦
C, (c) 700
◦C post annealed BLT thin films. Fig. 3(d) shows the cross-sectional view of BLT/Si
3N
4/Si struc- tures.
Fig. 4. Capacitance-voltage measurements for Au/BLT/Si
3N
4/Si MFIS structures treated at vari- ous post annealing temperatures.
#
ï r . > s à Ô F G \ · ú ` ¦ # Q Å Òt · ú § ¤` ¦ M :
H ^ _ & ñ 6 x| ¾ Ó_ s H y © Ä » ^ # Q " l
&
h õ & ñ ` ¦ % 3 Ö ¼ \ _ K & ñ ) a . s ü < ° ú É r & ñ 6 x
|
¾ Ó_ s H ì ø Í ¸^ ü < y © Ä » ^ _ > s # Q " © I t
, 7 £ ¤ » ¡ ¤& h © I , m ¦° ú © I \
&
ñ ÷ & 9, s H / B I > _ Ø Ô> h x 9 ¸(carrier density)\ y
© Ä » ^ _ % ò ¾ Ó\ _ ô Ç s e 6 £ §` ¦ Ð# ï r .
"
f · ú s 0 © I \ " f ¸ > ` ¦ â ìØ Ô H À Ó y © Ä »
^
\ _ K " f ¸] X | ¨ c à º e ¦, s " é ¶ o Ð l % 3 è Ð_ 6
£
x6 x s 0 p x K [10].
MFISFET + þ AI _ y © Ä » ^ B j ¸o _ l % 3 : £ ¤$ í _
` ¦ Z } s l 0 AK " f H memory window 9 þ t à º2 ¤ a % ~ .
Õ
ª Q y © Ä » ^ } s c» ¡ ¤ Ü ¼ Ð C ¾ Ó½ + É â Ä º ± ú É r ½ Ó >
Fig. 5. Capacitance-voltage measurements of 700
◦C post annealed Au/BLT/Si
3N
4/Si MFIS structures at various sweep voltages.
Ð K $ · ú ½ ¨1 l x \ B Ä º Ä »o > ÷ & H ì ø Í B j ¸o
û
¶ ¸Ä º ° ú כ É r d (1)\ _ K t > ) a .
Fig. 4 H BLT ~ Ã Ì} _ Ê ê\ P % o : r ¸\ É r C-V : £ ¤$ í
`
¦ · p . Ê ê\ P % o : r ¸ Z } | 9 Ã º2 ¤ B j ¸o û ¶ ¸ Ä
º ° ú כs t H â ¾ Ó` ¦ ^ ¦ Ã º e H X <, s H Ê ê\ P % o
: r ¸ Z } | 9 Ã º2 ¤ c» ¡ ¤ ~ ½ Ó ¾ ÓÜ ¼ Ð_ $ í © s s À Ò# Q4 R ½ Ó
l © s © @ /& h Ü ¼ Ð É r c» ¡ ¤ ~ ½ Ó ¾ Ó_ $ í © s s À Ò# Qt
¦ e H 700
◦C_ Ê ê\ P % o õ & ñ \ " f B j ¸o û ¶ ¸Ä º ° ú כ s
© 6 £ §` ¦ · ú Ã º e . \ P % o õ & ñ ` ¦ u t · ú § É r
~ Ã
Ì} _ â Ä º B j ¸o û ¶ ¸Ä º ° ú כ É r 1.31 V s ¦, 600
◦C Ê ê
\ P
% o õ & ñ \ " f H 0.78 V, 700
◦C \ " f H 0.36 V_ B j ¸ o
û ¶ ¸Ä º ° ú כ` ¦ Í Ç x .
Õ
ªA á Ô\ " f ^ ¦ Ã º e 1 p w s : r ¸\ C-V / B G s ý a Ä
º Ð s 1 l x ÷ & H כ s S X ÷ &% 3 . Fig. 4(a)ü < (b)_ as- deposited õ 600
◦C \ P % o õ & ñ ` ¦ 2 ; ~ Ã Ì} ` ¦ q §
C-V / B G s 6 £ §_ · ú Ü ¼ Ð s 1 l x ÷ & H כ ` ¦ S X ½ + É Ã º e
H X < s H y © Ä » ^ F « Ñ_ & ñ o\ _ ô Ç & ³ © Ü ¼ Ð ë
ß ç ß Å Ò÷ & H ì ø Í \ ª _ · ú Ü ¼ Ð s 1 l x ÷ & H 700
◦C \ P
%
o ) a ~ Ã Ì} É r \ P % o : r ¸ Z } t ] X ^ ü < ì ø Í ¸
^
> \ > r F H interface trap \ í S \ ÷ & H \ _ ô
Ç & ³ © s [11]. ¢ ¸ô Ç, Z } É r \ P % o : r ¸\ _ ô Ç BLT
?
/\ > r F H Bi " é ¶ _ S X í ß \ @ /ô Ç % ò ¾ ÓÜ ¼ Ð > \ acceptor concentration s 7 £ x ÷ & ¦ s Ð K depleted area \ 7 £ x ÷ & H | ¾ Ó M :ë H s [12].
Fig. 5 H 700
◦C_ Ê ê\ P % o õ & ñ ` ¦ 2 ; ~ Ã Ì} ` ¦ 3 V, 5 V, 7 V, 10 V Ð sweep½ + É M : C-V : £ ¤$ í ` ¦ ? / H
כ
Ü ¼ Ð s M : B j ¸o û ¶ ¸Ä º H 0.2 V, 0.36 V, 0.8 V, 1 V% i . H · ú s 7 £ x ½ + Éà º2 ¤ B j ¸o û ¶ ¸Ä º ° ú כ
¸ 7 £ x H X < s H ± ú É r · ú \ " f H y © Ä » ^ ~ Ã Ì} ? /
\
> r F H dipole[ þ t_ { 9 Â Òë ß s ô Ç ~ ½ Ó ¾ ÓÜ ¼ Ð C \ P ÷ &% 3 t
ë ß H · ú ` ¦ 7 £ x r ~ ´Ã º2 ¤ dipole[ þ t s @ /Â Òì r s
ô Ç ~ ½ Ó ¾ ÓÜ ¼ Ð & ñ § > = % i 6 £ §` ¦ _ p ô Ç . ¢ ¸ô Ç · ú s
7 £ x ½ + Éà º2 ¤ B j ¸o û ¶ ¸Ä º ° ú כs 7 £ x < Ê É r 0 A\ " f ¸
¶
ú ( R Ð ¤ . s H + þ A& h y © Ä » ^ _ ì rF Gì ø Í (dipole switching) \ _ ô Ç C-V s § 4 & ³ © ` ¦ S X r & ï r .
IV. + s Ç Â ] Ø
MFISFET+ þ A y © Ä » ^ B j ¸o \ & h 6 x l 0 AK PLD
~
½ ÓZ O Ü ¼ Ð BLT ~ à Ì} ` ¦ 7 £ x à Ìr v ¦, BLT/Si
3N
428 £ x ~ Ã Ì}
`
¦ ] j ¸ % i . MIS capacitor_ C-V 8 £ ¤& ñ Ü ¼ РÒ' hys- teresis & ³ © s t · ú § ¤Ü ¼Ù ¼ Ð charge injection & ³
© s { 9 # Q t · ú §6 £ §` ¦ · ú Ã º e . " f MFIS capaci- tor\ ¦ 0 Aô Ç insulator Ð" f 15 nm_ ¿ ºa \ ¦ ° ú H Si
3N
4 H a
% ~ É r > : £ ¤$ í ` ¦ ? /% 3 . BLT ~ Ã Ì} + þ A$ í õ & ñ \ " f Ê
ê\ P % o : r ¸ 7 £ x < Ê\ \ P % o _ (117) Ü ¼
Ð_ Ä º C ¾ Ó$ í \ " f \ P % o Ê ê c» ¡ ¤ Ü ¼ Ð & ñ $ í s Ò q t
.
Au/BLT/Si
3N
4/Si ½ ¨ ¸\ " f_ Si
3N
4¿ ºa \ É r C- V : £ ¤$ í ` ¦ S X K : r õ \ P % o : r ¸ 7 £ x < Ê\ memory window ° ú כ É r y è % i . s H y © Ä » ^ ~ Ã Ì}
\
÷ & H · ú õ \ P % o : r ¸\ É r ~ Ã Ì} _ & ñ $ í õ
' a s e . 700
◦C \ P % o õ & ñ ` ¦ 2 ; ~ Ã Ì} _ 3 V, 5 V, 7 V, 10 V Ð sweep voltage 7 £ x \ memory window ° ú כ É r y y 0.2 V, 0.36 V, 0.8 V, 1 V Ð 7 £ x % i
. s ü < ° ú É r : £ ¤$ í õ Ð ^ ¦ M :, Au/BLT/Si
3N
4/Si ½ ¨
¸_ 28 £ x ~ Ã Ì} s MFIS FET è \ & h 6 x 0 p x < Ê` ¦ · ú Ã º e
.
P c
p 8 ý ò k >
s
7 Hë H É r 2000¸ ¸ ô Dz D G < ÆÕ ü t < É ª F é ß _ t " é ¶ \ _
#
½ ¨÷ &% 3 6 £ §(KRF-2000-015-DP0135).
Y c
p w à U Ø ô
[1] J. F. Scott, Ferroelectr. Rev. 1, 1 (1998).
[2] S. S. Eaton, D. B. Butler, M.Parris, D. Wilson and H. McNeillie, IEEE Int. Solid-State Circuits Conf.
Tech. Digest 130 (1998).
[3] C. H. Seager, D. C. Mclntyre, W. L. Warren and B.
A. Tuttle, Appl. Phys. Lett. 68, 2660 (1996).
[4] S. Mathews, R. Ramesh and T. Venkateson, J.
Benedetto, Science 276, 238 (1997).
[5] S. Y. Wu, Ferroelectrics II, 379 (1976).
[6] E. Tokumitsu, G. Fujii and H. Ishiwara, Appl. Phys.
Lett. 75, 575 (1999).
[7] B. H. Park, B. S. Kang, S. D. Bu, T. W. Noh, J.
Lee and W. Jo, Nature 401, 682 (1999).
[8] K. Werner and D. A. Puotinen, RCA Review 31, 187 (1970).
[9] S. L. Miller and P. J. McWhorter. J. Appl. Phys.
72, 5999 (1992).
[10] S. Y. Wu, IEEE Trans. Electron Devices 21, 499 (1974).
[11] S. M. Sze, Physics of Semiconductor Devices, 2nd Ed. (Wiley, New York, 1981), p. 395.
[12] B.-C. Lan C.-Y. Huang and S.-Y. Chen, J. Appl.
Phys. 94, 6735 (2003).
Electrical Properties of Ferroelectric Bi 3.25 La 0.75 Ti 3 O 12 Thin Films Pulsed Laser Deposited on Si 3 N 4 /Si Substrates
Jungsuk Lee, Jaemoon Pak, Eunjung Ko, Kuangwoo Nam, Jooyoung Kim and Gwangseo Park
∗Department of Physics, Sogang University, Seoul 100-611
(Received 16 February 2004)
Ferroelectric Bi
3.25La
0.75Ti
3O
12(BLT) thin films which are were fatigue-free and possess large remnant polarization values were deposited by using the pulsed laser deposition method at an oxygen pressure of 200 mTorr and a deposition temperature of 400
◦C. As for the insulator layer used in the MFIS capacitors, Si
3N
4was found to be appropriate with good interfacial properties. The capacitance-voltage measurements and memory window characteristics of the Au/BLT/Si
3N
4/Si/Al capacitor structures will be discussed. Preferable crystallizations along the c-axis with respect increasing annealing temperatures were observed, and resulted in decreased memory window values.
As the sweep voltages were increased to 3 V, 5 V, 7 V, and 10 V, for the films annealed at 700
◦C, the memory window values were found to increase to 0.2 V, 0.36 V, 0.8 V, and 1 V, respectively.
PACS numbers: 77.80.-e, 77.80.Dj, 77.90.+k
Keywords: Pulsed laser deposition, Ferroelectric gated FETs, BLT thin films
∗