• 검색 결과가 없습니다.

Capacitance Design Method of Active Power Decoupling Circuit Considering DC-link Voltage Ripple of On-board Charger

N/A
N/A
Protected

Academic year: 2021

Share "Capacitance Design Method of Active Power Decoupling Circuit Considering DC-link Voltage Ripple of On-board Charger"

Copied!
3
0
0

로드 중.... (전체 텍스트 보기)

전체 글

(1)

vs Ls Ro Cdc S1 S2 D1 D2 is Ldec Cdec idec vdec S3 S4 vo

Buck-boost type APD circuit

그림1 벅 부스트 타입의- APD회로

Fig. 1 APD circuit based on buck-boost type.

Ω 표 1 OBC용AC-DC컨버터의 동작 조건 Table 1 Parameters of AC-DC converter for OBC.

 

sin   



sin 

34

(2)

0 0.004 0.008 0.012 0.016 0.02 time [s] -15 -10-5 0 5 10 15 idec [ A ] 0 0.004 0.008 0.012 0.016 0.02 time [s] 0 100 200 300 400 500 vde c [ V ] k=2.0k=1.5 k=1.1 k=2.0 k=1.5 k=1.1 그림2 k에 따른idec,vdec파형

Fig. 2 Waveforms ofidec andvdecaccording tok.

0 0.001 0.002 0.003 0.004 0.005 0.006 0.007 0.008 time [sec] 0 20 40 60 80 100 120 140 160 Lde c [ uH ] k=2.0k=1.5 k=1.1 k=1.1 k=1.5 k=2.0 time [s] 그림 3 APD회로의 인덕터 설계 범위 Fig. 3 Ldec design range of APD circuit.

 

cos       ≈      

sin  ≈   

cos 

cos 

   

 



   sin   

 



   sin

cos 0 -250 -500 250 500 0 0.02 0.04 Time (s) 0 -40 -80 40 80 vo [V] v s [V] isx5 [A] 0 100 200 300 400 500 vdec [V] vdec_ref [V] idec [A] idec_ref [A] time [s] 그림4 APD회로PSIM시뮬레이션 결과

Fig. 4 PSIM simulation result of APD circuit.

    

 

max   

≥   ×  max    





 

  ≤

≤  

 

    

 

 



cos

35

(3)

-0 -250 -500 250 500 0 100 200 300 400 500 0 0.02 0.04 Time (s) 0 -40 -80 40 80 vo [V] vs [V] isx5 [A] vdec[V] vdec_ref [V] idec [A] idec_ref [A] time [s] 그림 5 제안하는 기법이 적용된APD회로 시뮬레이션 결과 Fig. 5 Simulation result of APD circuit with proposed method.  

×

 



cos

Δ

 max min





 





 

 

 

 

   

Δ

제어부 Totem-pole PFC APD 회로 그림6검증 실험을 위한 프로토타입

Fig. 6 Prototype for experimental verification.

is (50A/div.) vs (200V/div.) vo (200V/div.) 5ms/div 5ms/div vdec (200V/div.) idec(50A/div.) 그림 7검증 실험 결과

Fig. 7 Experimental verification result. 표 2제안한 기법을 통한APD회로 설계 결과

Table 2 Design result of APD circuit based on proposed method.

수치

Fig. 1 APD circuit based on buck-boost type.
Fig. 2 Waveforms of i dec and v dec according to k.
Fig. 7 Experimental verification result. 표 2 제안한 기법을 통한 APD 회로 설계 결과

참조

관련 문서

 Trend is to replace pesky analog parts with digital for easy process migration and design management (Big D, Little A).. Challenge 1:

The rectifier is a circuit that acts as a dc voltage source by converting the ac voltage from a standard wall outlet to a dc voltage. This voltage is effectively applied

4.3 Simulation results of the proposed dual output converter for increasing of voltage command during operation (a) Boost Voltage (b) Buck Voltage (c)

자속의 누설이 없으면 두 식의 값이 동일하지만, 일반적으로는 누설이 있으므로 다음과

In the simulation, two kinds of slip power control system are modeled, one is optimal slip power control system, which has rotor current control circuit

After first field tests, we expect electric passenger drones or eVTOL aircraft (short for electric vertical take-off and landing) to start providing commercial mobility

The MC7800 Series of fixed voltage regulators are designed with Thermal Overload Protection that shuts down the circuit when subjected to an excessive power overload

1 John Owen, Justification by Faith Alone, in The Works of John Owen, ed. John Bolt, trans. Scott Clark, "Do This and Live: Christ's Active Obedience as the