• 검색 결과가 없습니다.

Analysis of wet chemical tunnel oxide layer characteristics capped with phosphorous doped amorphous silicon for high efficiency crystalline Si solar cell application

N/A
N/A
Protected

Academic year: 2021

Share "Analysis of wet chemical tunnel oxide layer characteristics capped with phosphorous doped amorphous silicon for high efficiency crystalline Si solar cell application"

Copied!
1
0
0

로드 중.... (전체 텍스트 보기)

전체 글

(1)

406 한국진공학회

EW-P014

Analysis of wet chemical tunnel oxide layer characteristics capped

with phosphorous doped amorphous silicon for high efficiency

crystalline Si solar cell application

Ji-yoon Kang1, Minhan Jeon1, Donghyun Oh1, Gyeongbae Shim1,

Cheolmin Park2, Shihyun Ahn1, Nagarajan Balaji2, Junsin Yi1*

1College of Information and Communication Engineering, Sungkyunkwon University, Suwon 440-746, Korea 2Department of Energy Science, Sungkyunkwon University, Suwon 440-746, Korea

To get high efficiency n-type crystalline silicon solar cells, passivation is one of the key factor. Tunnel oxide (SiO2) reduce surface recombination as a passivation layer and it does not constrict the majority carrier flow. In this work, the passivation quality enhanced by different chemical solution such as HNO3, H2SO4:H2O2 and DI-water to make thin tunnel oxide layer on n-type crystalline silicon wafer and changes of characteristics by subsequent annealing process and firing process after phosphorus doped amorphous silicon (a-Si:H) deposition. The tunneling of carrier through oxide layer is checked through I-V measurement when the voltage is from -1 V to 1 V and interface state density also be calculated about 1 × 10 12cm−2eV−1 using MIS (Metal-Insulator-Semiconductor) structure <Al/Si/SiO2>. Tunnel oxide produced by 68 wt% HNO3 for 5 min on 100ºC, H2SO4:H2O2 for 5 min on 100ºC and DI-water for 60 min on 95ºC. The oxide layer is measured thickness about 1.4~2.2 nm by spectral ellipsometry (SE) and properties as passivation layer by QSSPC (Quasi-Steady-state Photo Conductance). Tunnel oxide layer is capped with phosphorus doped amorphous silicon on both sides and additional annealing process improve lifetime from 3.25 µs to 397 µs and implied Voc from 544 mV to 690 mV after P-doped a-Si deposition, respectively. It will be expected that amorphous silicon is changed to poly silicon phase. Furthermore, lifetime and implied Voc were recovered by forming gas annealing (FGA) after firing process from 192 µs to 786 µs. It is shown that the tunnel oxide layer is thermally stable.

참조

관련 문서

Canham, &#34;Visible light emission due to quantum size effects in highly porous crystalline silicon &#34;, Nature, vol. Herino, &#34;Exchange mechanism responsible for

CMP process is effectively used to flat dielectric layer such as IMD, ILD, PMD and metal layer such as W, Al, Cu in order to perform multi layer

The pulses generate an electrochemical reaction, inducing nanoscale silicon oxide deposits on the wafer surface.. This research focused on variations in

A) Clinical view of the recession defects B) Tunnel preparation with VISTA C) Deepithelialization using a high-speed handpiece at the hard palate. D)

그 결과 Silicon의 반도체 물성으로 광대역 RF 설계에 많은 어려움이 있는 Silicon Wafer 중에 Low Resistivity Silicon Wafer와 High Resistivity Silicon

In this work, processing techniques for producing microcellular silicon carbide with cell densities greater than 10 9 cells/㎤ and cells smaller than 30㎛ have

Decomposition (MOD) process, and then the zinc oxide nanorods on ZnO seed layer were grown by hydrothermal process from 0.3 M at pH 7, 80 ℃ , 1 h. Single phase zinc oxide

Improvement of the Performance and Stability of Oxide Semiconductor Thin-Film Transistors Using Double-Stacked Active Layers.. Metal oxide semiconductor