• 검색 결과가 없습니다.

16. MOS fundamentals

N/A
N/A
Protected

Academic year: 2022

Share "16. MOS fundamentals"

Copied!
16
0
0

로드 중.... (전체 텍스트 보기)

전체 글

(1)

Chapter 16. MOS fundamentals

• Metal-oxide-semiconductor field effect

transistor (MOSFET) is the most important device in modern microelectronics.

• In this chapter, we will study:

– Ideal MOS structure electrostatics

– MOS band diagram under applied bias – Gate voltage relationship

– Capacitance-voltage relationship under low frequency and under high frequency.

(2)

MOSFET

N-channel MOSFET (n-MMOSFET) uses p-type substrate.

p-Si

When a positive VG is applied to the gate

relative to the substrate, mobile negative charges (electrons) gets attracted to Si-oxide interface.

These induced electrons form the channel.

(3)

MOSFET operation

pinch-off

For a given value of VG, the current ID increases with VD, and finally saturates.

(4)

Ideal MOS capacitor

2. The oxide is a perfect insulator with zero current flowing through the oxide layer under all biasing conditions.

The assumptions are:

3. There is no charge centers in the oxide or at the interface between the oxide and semiconductor.

4. The semiconductor is uniformly doped.

6. An ohmic contact has been established between M and S.

7. The MOS capacitor is a one-dimensional structure.

1. Metallic gate is an equipotential region under a.c. and d.c. biasing conditions.

5. The semiconductor is thick so that the bulk is field-free.

8. M = S =  + (EC – EF)FB  flat band

(5)

Ideal MOS capacitor: band diagram

metal oxide semiconductor

under equilibrium (zero-bias)

The ideal MOS has a flat band in equilibrium!

(6)

Effect of an applied bias

Let’s ground the semiconductor and apply d.c. bias (VG) to the gate.

When VG ≠ 0, the semiconductor Fermi level is unaffected by VG and remains

invariant as a function of position, because of zero current flow through the MOS.

When VG ≠ 0 , the metal Fermi level is also invariant as a function of position.

However, the applied bias separates the Fermi energies of M and S by qVG,

EF, metal – EF, semiconductor = – q VG

The EF,semiconductor is fixed (i.e., grounded), the EF,metal moves, downward if VG > 0 upward if VG < 0

(7)

Effect of an applied bias

Since oxide has no charge,

according to the Poisson’s equation,

 0

ε ρ dx

dE

Therefore E-field inside the oxide is constant.

x E q

x E q

x E q

oxide V

oxide C

oxide i

oxide

 

 

 

 1 , 1 , 1 ,

constant E

Therefore EC and EV are linear function of position with a constant slope.

(8)

n-MOS under V

G

> 0

VG > 0

E

When VG > 0, the EF of metal is lowered relative to the EF of

semiconductor.

Accumulation of electrons (majority carrier) near the interface of O and S.

The application of VG > 0 places positive charges on the M gate.

E E kT

n

ni exp ( Fi )/ M O S

Ei(surface) moves

downward

(9)

n-MOS under small V

G

< 0

VG (small) < 0

When VG < 0, the EF of metal is raised relative to the EF of

semiconductor.

Deletion of electrons (majority carrier) near the interface of O and S.  positively-charged donor ions are exposed.

The application of VG < 0 places negative charges on the M gate.

M O S E

Ei(surface) moves

upward

(10)

n-MOS under more negative V

G

As VG increases more negatively, the energy band will bend up more and more.

VG (small) < 0

E

E

VG < 0

(more negative) Ei(surface) further

moves upward

(11)

E E kT

n

ni exp ( Fi )/

When Ei(surface) = EF,

Surface carrier concentrations

E E kT

n

pi exp ( iF )/

i s

s n n

p  

Therefore the surface concentrations of electrons (ns) and holes (ps) are ns ni exp

 

EF Ei (surface)

/ kT

 

E surface E kT

n

psi exp i ( ) F / When Ei(surface) < EF, psni and nsni

VG < 0

When Ei(surface) > EF, psni and nsni

Especially when Ei(surface) – EF = EF – Ei(bulk)

 

F i

bulk D

i

s n E E bulk kT n N

p  exp  ( ) /   or Ei(surface) – Ei(bulk) = 2[EF – Ei(bulk)]

(12)

For n-MOS capacitor, the applied negative voltage for ps = ND is called threshold voltage (VT).  onset of inversion

 

F i

bulk D

i

s n E E bulk kT n N

p  exp  ( ) /  

At this voltage, the surface is no longer depleted, because the hole concentration in the surface is equal to the concentration of ionized donors.

n-MOS under V

G

= V

T

Ei(surface) – EF = EF – Ei(bulk)

(13)

n-MOS under V

G

< V

T

For further increase in negative bias (VG < VT), ps exceeds nbulk = ND.

 The surface minority carrier concentration exceeds the bulk majority carrier concentration.

 It is called inversion.

(14)

Ideal p-MOS

(15)

Ideal p-MOS v.s. n-MOS

(16)

Announcements

• Next lecture: p. 571 ~ 584

참조

관련 문서

To achieve low-power performance, the low-voltage capacitance-to-pulse-width converter based on a self-reset operation at a supply voltage of 1.5 V is designed and

As the proposed ETGSJ structure can fully deplete the drift region, through the use of a charge balance effect and drift doping concentration control [8], a uniform

After we trapped simultaneously three budding yeast cells to make one of the daughter cell surrounded by other cells, we observed how the daughter cell in the

Simulation result shows that proposed control scheme of VOC and DPC achieves a much shorter transient time of generated output power than the conventional control scheme of

(2003), and assuming that LPs’ aversion to model uncertainty causes endogenous belief distortions with entropy as a measure of model discrepancies. Concerns

In order to extract the accurate phase and frequency component of grid voltage under non-sinusoidal and sinusoidal condition the SOGI based low pass filter (LPF) SRF-PLL

In our study of 52 coronary artery disease patients undergoing several mea- surements of studied parameters, we observed a significant association between heart

Under such circumstances, the aim of this study was to examine the relationship between COC and subsequent hospitalization and all-cause and suicide mortality in individuals